Optimum Analysis of ALU Processor by using UT Technique
نویسندگان
چکیده
Now a day's, the main challenge in front of VLSI System designer are to design fast processing system. And the ALU are main functional unit in most digital and high performance systems such as FIR filters, digital signal processors and microprocessors etc. So the performance such VLSI circuit is dependent on the performance of the ALU. And the ALU speed is mainly depends on the speed of multiplier. Here, a High-speed multiplier is designed and analyzed which is based on the algorithm named as “Urdhva Tiryakbhyam” sutra (UT Technique). Traditionally, this well known Technique has been used for fast multiplication. And analyze in terms of Path delay and there by efficiency. The proposed algorithm is developed using VHDL. Implementation has been done using Xilinx14.2, Spartan 6.
منابع مشابه
A High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملA High Performance Parallel IP Lookup Technique Using Distributed Memory Organization and ISCB-Tree Data Structure
The IP Lookup Process is a key bottleneck in routing due to the increase in routing table size, increasing traıc and migration to IPv6 addresses. The IP address lookup involves computation of the Longest Prefix Matching (LPM), which existing solutions such as BSD Radix Tries, scale poorly when traıc in the router increases or when employed for IPv6 address lookups. In this paper, we describe a ...
متن کاملAdvanced Pipelined Area and Speed Efficient Floating-Point ALU Embedded System in FPGA
This paper introduces a technique to style and develop a completely pipelined and optimized design for Floating Point embedded processor in FPGA exploitation IEEE 754 format. The Floating purpose embedded processor performs many operations such as FP-Arithmetic, FP-Logical, FP-Trigonometric, FP-Vector, FP-Complex, FP-Signed, FP-Unsigned. In an exceedingly existing system, a fixed point illustra...
متن کاملAssociation of Alu Insertion Polymorphism in Progesterone Receptor Gene with Risk of Multiple Sclerosis
Background and purpose: Multiple sclerosis (MS) is a chronic autoimmune disease in which the myelin sheaths of nerve cells in the brain and spinal cord are damaged. The prevalence of disease is higher in women and it seems that sex hormones, which usually exert their effects through receptors, are involved in susceptibility to MS. Considering the functional role of Alu insertion 306 bp polymorp...
متن کاملAnalysis of Various ALU Designs and Comparisons of Node Technology , Energy Use , and Performance from 2002 - 2015
ALU stands for arithmetic logic unit. As insinuated by its name, the ALU handles any arithmetic or logic requirements needed by the processor. This includes basic arithmetic operations such as addition, multiplication, and Boolean instructions. The CPU gives the inputs to the ALU through the data buses. The size of the buses can vary greatly, based on the bit of the CPU. Along with the data, an...
متن کامل